GAL20RA10B-20LP FPGAs Overview
FEATURE
·HIGH PERFORMANCE ERCMOS TECHNOLOGY
一7.5ns Maximum Propagation Delay
一Fmax=83.3MHz
一9ns Maximum from Clock Input to Data Output
一TTL Compatible 8 mA Outputs
一UltraMOS Advanced CMOS Technology
·50%to 75%REDUCTION IN POWER FROM BIPOLAR
一75mA Typical lcc
·ACTIVE PULL-UPS ON ALL PINS
·E2CELL TECHNOLOGY
一Reconfigurable Logic-Reprogrammable Cells
一100%Tested/100%Yields
-High Speed Electrical Erasure(<100 ms)
一20Year Data Retention
·TEN OUTPUT LOGIC MACROCELLS
一Independent Programmable Clocks
一Independent Asynchronous Reset and Preset
一Registered or Combinatorial with Polarity
一Full Function and Parametric Compatibility with PAL20RA10
·PRELOAD AND POWER-ON RESET OF ALL REGISTERS
一100%Functional Testability
·APPLICATIONS INCLUDE:
一State Machine Control
一Standard Logic Consolidation
一Multiple Clock Logic Designs
·ELECTRONIC SIGNATURE FOR IDENTIFICATION
Description
The GAL20RA10B-20LP combines a high performance CMOS process with electrically erasable(E?) floating gate technology to provide the highest speed perfomance available in the PLD market Lattice Semiconductor's ECMOS circuitry achieves power levels as low as 75mA typical lwhich represents a substantial savings in power when compared to bipolar counterparts.E2 technology offers high speed(<100ms) erase times providing the ability to reprogram, reconfigure or test the devices quickly and efficiently.
The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured bythe user. The GAL20RA10B-20LP is a direct parametric compatible CMOS replacement for the PAL20RA10 device.
Unique test circuitry and reprogrammable cells allow completeAC, DC, and functional testing during manufacturing. Therefore, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition,100 erase/write cycles and data retention in excess of 20 years are specified.
The Lattice SPLD - Simple Programmable Logic Devices series GAL20RA10B-20LP is SPLD - Simple Programmable Logic Devices 20 Input 10 Output 5V Low Power 20ns, View Substitutes & Alternatives along with datasheets, stock, pricing from Authorized Distributors at bitfoic.com,
and you can also search for other FPGAs products.
Features
• HIGH PERFORMANCE E2CMOS TECHNOLOGY
— 7.5 ns Maximum Propagation Delay
— Fmax = 83.3 MHz
— 9 ns Maximum from Clock Input to Data Output
— TTL Compatible 8 mA Outputs
— UltraMOS Advanced CMOS Technology
• 50% to 75% REDUCTION IN POWER FROM BIPOLAR
— 75mA Typical Icc
• ACTIVE PULL-UPS ON ALL PINS
• E2
CELL TECHNOLOGY
— Reconfigurable Logic
— Reprogrammable Cells
— 100% Tested/100% Yields
— High Speed Electrical Erasure (<100 ms)
— 20 Year Data Retention
• TEN OUTPUT LOGIC MACROCELLS
— Independent Programmable Clocks
— Independent Asynchronous Reset and Preset
— Registered or Combinatorial with Polarity
— Full Function and Parametric Compatibility with
PAL20RA10
• PRELOAD AND POWER-ON RESET OF ALL REGISTERS
— 100% Functional Testability